Abstract-A hardware simulator facilitates the test and validation cycles by replicating channel artifacts in a controllable and repeatable laboratory environment. Thus, it makes possible to ensure the same test conditions in order to compare the performance of various equipments. This paper presents new frequency domain and time domain architectures of the digital block of a hardware simulator of MIMO propagation channels. The two architectures are tested with WLAN 802.11ac standard, in indoor environment, using time-varying TGn 802.11n channel model B. After the description of the general characteristics of the hardware simulator, the new architectures of the digital block are presented and designed on a Xilinx Virtex-IV FPGA. Their accuracy and latency are analyzed.
INTRODUCTION
Hardware simulators of mobile radio channel are very useful for the test and verification of wireless communication systems. These simulators are standalone units that provide the fading signal in the form of analog or digital samples. They are presented in industry, as Spirent (VR5), Azimuth (ACE), Elektrobit (Propsim F8), [1] and [2] .
The current communication standards indicate a clear trend in industry toward supporting Multiple-Input MultipleOutput (MIMO) functionality. In fact, several studies published recently present systems that reach an order of 8×8 and higher [3] . This is made possible by advances at all levels of the communication platform, as the monolithic integration of antennas [4] and the design of the simulator platforms. With the continuous increase of field programmable gate array (FPGA) capacity, entire baseband systems can be efficiently mapped onto faster FPGAs for more efficient testing and verification. As shown in [5] and [6] , the FPGAs provide the greatest flexibility in algorithm design.
The simulator is reconfigurable with standard bandwidths not exceeding 100 MHz (the maximum value for FPGA Virtex-IV). However, in order to exceed 100 MHz bandwidth, more performing FPGA as Virtex-VII can be used [7] . The simulator is configured with the Long Term Evolution System (LTE) and Wireless Local Area Networks (WLAN) 802.11ac standards. The channel models used by the simulator can be obtained from standard channel models, as the TGn 802.11n [8] and 3GPP TR 36.803 [9] models, or from real measurements by using a time domain MIMO channel sounder designed and realized at IETR [10] , [11] , as shown in Fig. 1 . At IETR, several architectures of the digital block of a hardware simulator have been studied, in time and frequency domains [12] , [13] . Moreover, a new method based on determining the parameters of the simulator by fitting the space time-frequency cross-correlation matrix to the estimated matrix of a real-world channel was presented in [14] . This solution shows that the error can be important. Typically, wireless channels are commonly simulated using finite impulse response (FIR) filters, as in [13] , [15] and [16] . However, for a hardware implementation, it is easier to use the FFT (Fast Fourier Transform) module to obtain an algebraic product. Thus, frequency architectures are proposed, as in [12] and [14] .
The previous considered frequency architectures operate correctly only for signals with a number of samples not exceeding the size of the FFT. Therefore, in this paper, a new frequency domain architecture avoiding this limitation, and a new time domain architecture are both tested with time-varying TGn model B. The rest of this paper is organized as follows. Section II presents the architectures of the digital block. Section III describes their hardware implementation. Moreover, the accuracy of these two architectures is analyzed. Lastly, Sections IV and V present s discussion and a conclusion.
II. HARDWARE SIMULATOR: PRINCIPLE, ARCHITECTURE AND OPERATION
The design of the RF blocks for UMTS (Universal Mobile Telecommunications System) standard was completed during a previous project [12] , [13] . PALMYRE II * project mainly concerns the channel models and their hardware implementation into the MIMO simulator.
A. Standard TGn Channel Models
The standard TGn [8] has a set of 6 channel models, labeled A to F, which cover all the scenarios for indoor environments.
Model B is used for residential indoor environments and it is presented in details in [8] . Table I [17] .
The intent of the Doppler model in the IEEE 802.11n channel model was to simulate an indoor home or office environment in which the wireless devices are stationary but the channel is dynamic due to the people moving in the environment [8] . This explicitly differs from outdoor mobile systems where the user terminal is typically moving.
The 802.11n channel model B for MIMO 2×2 uses a Bell shaped normalized Doppler spectrum defined by:
where S(f) is expressed in linear scale and each receive antenna is assigned half the power. ݂ ௗ is the Doppler spread. A is a constant used to obtain S(݂ ௗ )= 0.1. Thus, A = 9. At a center frequency of 5 GHz and an environmental speed at 1.2 km/h, ݂ ௗ = 6 Hz.
The autocorrelation function of the Bell shape is given by:
Therefore, from R(T c )/R(0) = 1/2, the coherence time is:
This model yields a coherence time of approximately 55 ms. Thus, the refresh frequency is chosen f ref = 18.18 Hz.
To vary the channel, a solution in [18] is proposed. It defines:
where h constructs a MIMO Rayleigh fading channel object. N t = 2 is the number of transmit antennas. N r = 2 is the number of receive antennas.
The gain and phase elements of a channel's distortion are represented as a complex number. Thus, Rayleigh fading assumes that the real part x and the imaginary part y of the response are modeled by independent and identically distributed zero-mean Gaussian processes so that the amplitude of the response is ඥ‫ݔ‬ ଶ ‫ݕ‬ ଶ and it is Rayleigh distributed.
In our case, it is simply the amplitude fluctuations that are of interest. Our goal is to produce a signal that has S(f) given in (1) and the equivalent properties of R given in (2) .
The model for the Rayleigh fading is proposed in [19] and it is based on summing sinusoids. The Rayleigh fading of the k th waveform over time t is modeled by:
where M is the number of scatterers. ߚ is chosen so that there is no cross-correlation between the real and imaginary parts of ܴሺ‫ݐ‬ሻ :
ߠ , is used to generate multiple waveforms. Moreover, for uncorrelated waveforms it is given by:
In this paper, we simulate and analyze two successive 2×2 MIMO profiles: pack1 and pack2. 
where W t is the closest value for W t eff which is imposed by N = 2 n which is the size of the FFT module. In order to have a suitable trade-off between complexity and latency, two solutions are considered: a time domain approach and a frequency domain approach. For indoor environments W t is smaller than 1 µs. Therefore, the time domain approach is more suitable to use, because a FIR filter has, in spite of its relative complexity, much lower latency. However, the frequency approach has huge generated latency (more than 1µs). Therefore, both approaches can be used according to the considered propagation environment.
A description of the architecture of the digital block for "simple" frequency and time domains is presented in [12] and [13] , which is also simulated and tested. In this section, we present a new and improved frequency domain architecture and a time domain architecture based on a FIR filter.
1) New Frequency Domain Architecture
The new frequency architecture presented in Fig. 2 has been verified with Gaussian impulse response [20] . It operates correctly for signals with a number of samples exceeding N, where N = 2 n is the size of the FFT module. For TGn model B, the largest excess delay is 14 samples. Thus, N = 16 samples. However, it is mandatory to extend each partial input of N samples with a "tail" of N null samples, as presented in [20] , to avoid a wrong result. Therefore, the FFT/IFFT modules operate with 32 samples. Due to the use of a 14-bit digital-to-analog convertor (DAC), the output of the final adder must be truncated. A simple solution is to keep the 14 most significant bits. This is a "brutal" truncation. However, for small values of the output of the digital adder, the brutal truncation generates zero values to the input of the DAC. Therefore, a better solution is the sliding window truncation presented in Fig. 3 which uses the 14 most effective significant bits. 
2) Time Domain Architecture
Studies of the FIR filter with 64 points are presented in [13] . However, for TGn model B, N = 14 samples and only 9 multipliers are necessary. The general formula for a FIR 14 with 9 multipliers is:
The index q suggests the use of quantified samples and h q (i k ) is the attenuation of the k th path with the delay i k T s . Fig. 4 presents the architecture of the FIR filter 14 with 9 non-null coefficients. This architecture uses series of impulse responses in order to simulate a time variant channel. Therefore, we have developed our own FIR filter instead of using Xilinx MAC FIR filter to make it possible to reload the FIR filter coefficients. 
III. IMPLEMENTATION AND TESTS
In order to implement the hardware simulator, the adopted solution uses a prototyping platform (XtremeDSP Development Kit-IV for Virtex-IV) from Xilinx [7] , which is presented in Fig. 5 and described in [20] . Delay
The simulations and synthesis are made with Xilinx ISE [7] and ModelSim software [21] .
A. Implementation and Results of the Frequency Architecture
As a development board has 2 ADC and 2 DAC, it can be connected to only 2 down-conversion RF units and 2 up conversion RF units. Therefore, 4 frequency architectures are needed to simulate a one-way 2 x 2 MIMO radio channel. They are implemented in the digital block of the FPGA. The channel frequency response profiles are stored on the hard disk of the computer and read via the PCI bus then they are stored in the FPGA dual-port RAM. Fig. 6 shows the connection between the computer and the FPGA board to reload the coefficients. The V4-SX35 utilization summary is given in Table IV for four frequency architecture with their additional circuits used to dynamically reload the channel coefficients. In order to determine the accuracy of the digital block, a comparison is made between the theoretical signal and the Xilinx output signal. With Gaussian input signal, the theoretic output signal can be easily obtained. Thus the accuracy of the Xilinx signal can be calculated. Therefore, an input Gaussian signal x(t) is considered and long enough to be used in streaming mode (a length of 3W t is sufficient):
where N = 32, W t = NT s , m x = 21T s and σ = m x /4. 
The relative error is high only for small values of the output signal because the Gaussian signal test is close to 0.
B. Implementation and Results of Temporal Architecture
For the time domain architecture, the amount of data transmit for a profile is: (9+1).4 = 40 words of 16 bits = 80 bytes. Therefore, the data rate is: 80/(55ms) = 1.45 KB/s. Fig. 8 presents the Xilinx output signal, the SNR and the relative error with with 802.11ac signals (f s = 180 MHz), using four FIR filters with 14 taps and 9 multipliers, for the two successive packs for the four impulse responses (2×2 MIMO channels) of TGn time-varying channel model B. 
C. The Accuracy of the Architectures
The global values of the relative error and of the SNR of the output signal before and after the final truncation are necessary to evaluate the accuracy with the new architectures and the improvement obtained with the sliding truncation.
The global value of the relative error is computed by:
and the global SNR is:
where E = Y Xilinx -Y theory is the error vector. 
IV. DISCUSSION
The goal is to compare the frequency architecture with the time domain architecture. Three points are considered: the precision, the FPGA occupation and the latency.
i. Precision
If we compare the outputs in Fig. 7 and Fig. 8 We conclude that for the frequency domain architecture, the brutal truncation is more suitable to use because it is simpler to implement and gives almost the same result as the sliding window truncation. It offers a reduction of the complexity and the slice occupation on the FPGA. Moreover, it avoids the need of a reconfigurable analog amplifier after the DAC. However, for the time domain architecture, the sliding window truncation is more suitable to use because it reduces the error and make it possible use output signals as low as 0.01 V.
The global relative error presented in Table VI does not exceed 1.51 % (with the frequency domain architecture with brutal truncation), which is sufficient for the test. However, the time domain architecture presents higher precision (less than 0.02 % with sliding window truncation).
ii. FPGA Occupation
According to Tables IV and V, the time domain architecture presents a slice occupation of 45 % on the FPGA Virtex-IV, which is better than 64% the occupation of the frequency domain architecture.
Thus, the time domain architecture presents another advantage which allows the implementation of 8 SISO channels. Therefore, 4×2 MIMO channels can be implemented on a single Virtex-IV. In this case, 9×8 = 72 multipliers are needed and the slice occupation on the FPGA is 96 %.
iii. Latency
The time domain architecture presents another advantage by generating a latency of 112 ns for each simulated profile. The new frequency architecture has a latency of 4.5 µs.
V. CONCLUSION
After a comparative study, in order to reduce the occupation on the FPGA, the error of the output signals and the latency of the digital block, the time domain architecture represents the best solution, especially for MIMO systems.
Simulations and tests will be made with time-varying impulse responses for outdoor environments. Moreover, using a Virtex-VII [7] XC7V2000T platform will allow us to simulate up to 12×12 MIMO channels. Measurement campaigns will also be carried with the MIMO channel sounder realized by IETR, for various types of environments. A Graphical User Interface will also be designed to allow the user to reconfigure the channel parameters. The final objective of this work is to simulate realistic impulse responses of the MIMO channels with different MIMO standards.
